This paper describes a triple-band global positioning system (GPS) receiver that simultaneously covers the L1, L2, and L5 frequency bands. The proposed receiver uses an image-rejection technique that can separate signals from the three frequency bands to three corresponding ports. It uses a single RF path containing a low-noise amplifier (LNA), and active and passive mixers with a pair of local oscillator signals. A triple-band GPS RF front-end chip was fabricated using 130 nm CMOS technology. The noise figure of this chip is less than 7 dB and its S 11 coefficient is less than À 10 dB in the 1.15-1.6 GHz frequency range. The power consumption of the LNA and mixers is 7.2 mW when using a 1.2 V supply voltage. The image-rejection ratio (IMRR) between L1 and the other (L2 and L5) band signals is 40 dB, while that between the L2 and L5 signals is 37-38 dB. To improve the IMRR between the L2 and L5 signals, we investigated the utilization of a digital compensation technique. This technique was confirmed to have improved the IMRR by about 12 dB.
Introduction
Recently, the global positioning system (GPS), which was originally developed for military purposes, is widely used to obtain location information for applications such as car navigation systems. The widespread use of civilian GPS signals in consumer applications has been promoted by the development of a single GPS receiver chip fabricated in a CMOS process, since its size, cost, and power consumption have been significantly reduced [1] . Conversely, the use of civilian GPS signals is also becoming attractive for scientific applications, such as ocean remote sensing [2] , in which higher positioning accuracy is required. One way of achieving this accuracy is to use multiple civilian GPS signals at different frequencies, and such an approach can also offer advantages for robust GPS services such as those used in aviation. Multi-band GPS has come closer to reality with the launch of a satellite that transmits in the L5 band, which compliments the L1 and L2 civilian bands that are currently in use [3] . Thus, GPS receivers that can detect all three bands simultaneously are now in high demand.
One of the key issues in designing a triple-band GPS receiver is how to implement a highly integrated RF front-end that can operate at low power consumption. To date, very few multi-band GPS receivers have been developed [4] [5] [6] [7] [8] [9] [10] . Although dual-band receivers that have good signal isolation and use a band-selection architecture [6] or a simple parallel arrangement of several receivers [8, 9] have been developed, these approaches cannot lead to the development of compact low-power low-cost devices. Simultaneous reception with the same RF signal delay, which is important for some scientific applications [2] , is possible only in dual-band receivers [4, 5, 7, 10] , not in triple-band receivers. To achieve a compact low-power triple-band GPS receiver with such reception, the signal separation for the three band signals on the single RF signal is a key technique.
In this study, we propose architecture for a triple-band GPS receiver that can simultaneously receive the L1, L2, and L5 frequency bands. The RF front-end designed and fabricated for the proposed receiver by using 130 nm CMOS technology was evaluated only on the chip-level in the previous work [11] . This paper focuses more on the evaluation of system levels by using a module with an RF front-end chip as well as the external matching circuit and commercial A/D converters. The RF front-end chip has a wide-band low-noise amplifier (LNA) with a low noise figure (NF) and input matching (S 11 ) in the 1.15-1.6 GHz frequency range, and uses active and passive mixers for modified Weaver imagerejection [12, 13] . In the proposed architecture, the L1 band signal is received though a single poly phase filter (PPF), while the other signals (L2 and L5) are received from two PPFs. Therefore, the image-rejection ratio (IMRR) between the L2 and L5 band signals becomes worse than that between the L2 or L5 and L1 band signals. To improve this issue with the IMRR, a digital compensation technique was also investigated.
The remainder of this paper is organized as follows. The proposed architecture of the RF front-end separating each of the received signals simultaneously is described in Section 2. The blocks of the proposed RF front-end chip are shown in Section 3. The measurement results of the designed chip are presented in Section 4. In Section 5, the compensation technique to improve the IMRR between the L2 and L5 band signals is discussed. A conclusion is given in the final section.
Principle of the proposed receiver architecture
The proposed triple-band receiver architecture is shown in Fig. 1 . It can receive each band signal through a single RF front-end by using the Weaver image-rejection method. The architecture is basically modified from that of a dual-band GPS receiver developed in a previous study [12, 13] . In the current structure, triple-band signals can be received at each port through a proper phase conversion of each band signal. Furthermore, by adequately setting the LO1 and LO2 frequencies, it can receive each of the band signals without changing the LO signals. The PPFs between the main blocks in Fig. 1 convert the phases of each signal. By applying the above process, the undesired signals can be removed with Weaver image-rejection. Undesired signals are image signals with respect to the desired signal.
The Weaver image-rejection method separates the L1 band signal from the L2 and L5 band signals, which are image signals with respect to the L1 band signal. Then, the PPFs convert the phase of the L2 and L5 band signals and create one signal as an image signal with respect to the other signal. Thus, each band signal can be received independently at each port.
For a more detailed explanation, the flow of the signal processing of the receiver is shown in Fig. 2 . For the image-rejection method, the concept of complex signal processing and the Hilbert transform (denoted as "H" in the figure) were used to give concise expressions [14, 15] .
The RF input signal can be expressed as
where a(t) is a complex base-band signal and ω is the angular frequency of the RF signal. The frequency and phase of this RF signal are converted along with the quadrature LO signals in the first-stage mixer as follows:
The first term in the brackets on the right-hand side is the desired down-converted component. The first PPFs generate the Hilbert transforms of the real and imaginary components of their input signals to change their phases [15] . The resulting outputs consisting of four differential pairs are intertwined to cancel the undesired band signals, which is implemented by using proper resistive adders. As the transfer function of the Hilbert transform is À j sgnðωÞ, where sgnðωÞ is the sign function, these intertwined signals can be expressed as [11] s IF1;I ðtÞ ¼ R½aðtÞe
where uðωÞð ¼ ð1 þ sgnðωÞÞ=2Þ is the step function. 
Note that the frequency components of ωÀω LO1 þ ω LO2 in s IF2;L2=5;I ðtÞ and s IF2;L2=5;Q ðtÞ have opposite polarity. As described later, an appropriate combination of these frequency components and their Hilbert transforms can exhibit different polarities for ω4ω LO1 À ω LO2 and ωoω LO1 À ω LO2 . These features are useful for the separation of the L2 and L5 band signals.
To convert the center frequencies of the L1, L2, and L5 band signals to the same IF frequency f IF2 ð ¼ ω IF2 =2πÞ, along the signal path from the first to the second mixers, the LO1 and LO2 frequencies f LO1 , f LO2 are set as follows: (6) and (7) reveal that the second terms in s IF2;L2=5;I ðtÞ and s IF2;L2=5;Q ðtÞ contain the L2 and L5 band signals at 7f IF2 . These signals are shown graphically in Fig. 3 . To separate each of the L2 and L5 band signals after the second mixing and the following signal additions, the s IF2;L2=5;I ðtÞ, s IF2;L2=5;Q ðtÞ, and their Hilbert transform generated in the second PPF, which are seen in Fig. 3 , are properly manipulated as follows: s IF2;L2 ðtÞ ¼ Às IF2;L2=5;Q ðtÞþH½s IF2;L2=5;I ðtÞ ¼ 2I½aðtÞe
where ω LO1 4 ω LO2 is utilized to simplify the expressions such that uðω Àω LO1 Þuðω Àω LO1 þω LO2 Þ ¼ uðω À ω LO1 Þ. Eqs. (10) and (11) reveal that s IF2;L2 ðtÞ and s IF2;L5 ðtÞ contain the L2 and L5 band signals at f IF2 , respectively, as seen in Fig. 3 . The last term in s IF2;L1 ðtÞ (Eq. (5)), s IF2;L2 ðtÞ (Eq. (10)) and s IF2;L5 ðtÞ (Eq. (11)), which corresponds to the higher frequency component, can be filtered out in the following stage (not shown in Fig. 1) . Different from the dual-band reception, the simultaneous triple-band reception requires two frequency conversions. The most important point of the proposed architecture is the use of the same LO1 and LO2 signals for each of triple-band signals to realize the same RF signal delay which is important in some scientific applications (e.g. [2] ), as described in Section 1. However, simultaneous generation of the LO1 and LO2 signals using one PLL synthesizer in some literatures [4, 5] is impossible. As the simple solution, the LO1 and LO2 signals can be generated using the first PLL with reference frequency f 0 ( ¼10.23 MHz) and division ratio 137 and the second PLL with reference f 0 =2 and division ratio 39, respectively. In addition, the expected sampling frequency in A/D conversion of s IF2;Li ðtÞði ¼ 1; 2; 5Þ is 5f 0 (¼ 51.15 MHz). When the external reference frequency is set to 5f 0 , the LO1, LO2, and the A/ D conversion clock signals can be realized using the first and the second PLLs and some frequency dividers. Compared to the literature [8] , which uses two PLLs with the same circuit, the proposed architecture requires the first PLL operating at higher frequency and the second PLL operating at lower frequency. The power consumption of the second PLL can be much smaller than that in the first PLL. Thus the first PLL is expected to dominate power consumption for LO generations. To reduce occupation area, the second PLL can use the high-frequency LC VCO with frequency divider instead of low-frequency LC VCO. It means that there is trade-off between occupation area and power consumption in the second PLL, as shown in the literature [16] . By optimizing design of the second PLL, the drawbacks of the proposed architecture in occupation area and power consumption are expected to relax.
Circuit design
As mentioned above, the proposed system receives signals on the L1, L2, and L5 triple bands within the frequency range of 1.15-1.6 GHz. This means that the building blocks of the composed system have to be operated during such frequencies. Among these blocks, the LNA is one of the most important blocks. In particular, Fig. 3 . Conceptual signal spectrum at the locations indicated in Fig. 2. the LNA that is located at the first stage of the system is applied with a strict frequency characteristic. Usually, the power lever of the GPS signal that enters the antenna is under À 90 dBm. Similar to the case with low signal power, the noise characteristic of the system is the most important. In the proposed system, the different band signals are received by using an image-rejection method. Thus, the balance between the signal power and phase is important for canceling unwanted signals.
In this study, a single-ended LNA with an active balun was used to obtain a differential output signal for the first mixer, as shown in Fig. 4  (a) . The use of this topology can reduce the phase and amplitude errors of the differential output signals. The LNA is based on a cascode common-source amplifier with inductive source degeneration topology [5] . The use of only a single gain stage reduces the power required and maintains high linearity, and the cascode transistor isolates the input and output ports. The values of the external input inductor L g and the on-chip inductor L s are chosen to achieve stable input matching. In contrast to a previous study [5] , the quality factor of the load tank circuit is reduced only by using the parasitic resistance of the on-chip inductance L Load . The NF and input reflection coefficient jS 11 j determine the overall receiver characteristics. The following expressions for NF and jS 11 j are used:
where R s is the signal source impedance, f c ð ¼ ω c =2πÞ is the center frequency of operating band, f T ð ¼ ω T =2πÞ is the unity-current-gain cutoff frequency of device M 1 , Q in is a function of the gate width of M1, which should be chosen to achieve a sufficiently small input reflection [5] , α is the ratio of the device transconductance to the zero-bias drain conductance, κ is the Elmore constant, and γ, δ, and c are the drain and induced gate noise current factors and their correlation coefficient, respectively [17, 18] . Based on these conditions, Q in can be optimized to achieve a low NF in all three frequency bands for a given current consumption (3 mA in this study). Fig. 4(b) and (c) shows circuit schematics for the first and second mixers. To improve the linearity in a wide-band GPS system, the transconductance stage in the first mixer includes source degeneration. In contrast to our previous work [12, 13] , a shared transconductor is not used in the first mixer because the IMRR can also be improved in the IF analog circuit blocks [19] or when applying the digital compensation technique described in Section 5. The quadrature LO generator shown in Fig. 4(d) is used for the first and second mixing processes. Two-stage PPF is useful to enhance the robustness of the process variations in passive elements [20] .
Experimental results
The proposed system was verified by using a 130 nm eightmetal RF CMOS process. A photograph of the fabricated chip is shown in Fig. 5 . The area of the chip, including the input and output pads, is about 2.4 mm 2 . The power consumption of the system is approximately 7.2 mW with a 1.2 V supply voltage, which is mainly supplied to the LNA and mixers. The designed chip has no external inductor (L g in Fig. 4(a) ) to dominate the input matching. The inductance of L g is too large (8.2 nH) to be integrated into the chip. For good input matching in the packaged chip, an external inductor that utilizes bonding wire is used for L g . The chip-level measurement was firstly carried out using a wafer probe station. Rather than an external inductor, a manual tuner was used to measure the input matching at each narrow band. To obtain the expected characteristics from the chip-level measurement data, the insertion loss of the tuner, cables, and probe needle are compensated from the data [21] , and the small-signal and noise characteristics of the receiver chip with an ideal inductor L g in series with the gate of M1 can thus be estimated [22] . This evaluation process avoids instrumental errors originating from the bonding wires in the packaged chip. The NF and S11 of the system were measured with these compensated conditions. A more detailed description of this compensated method is described in Appendices A and B. Based on the chip-level measured data, a promising value of the external inductor can be precisely obtained. Although the simultaneous triple-band reception was not demonstrated due to the narrowband input matching described in the previous study [11] , the use of an external inductor with bonding wire for L g on the test module enables such reception due to the wide-band input matching. A module that demonstrates triple-band GPS reception was designed and fabricated as shown in Fig. 6 . In addition to the chip packaged in a 24-pin QFN package and the external inductor for input matching, the module has A/D converters (ADCs) for observing the received data on a specific time domain and anti-alias IF passive low-pass filters (passband loss: $ 1 dB; 3 dB-bandwidth: 25 MHz). In this study, commercial ADCs (AD9639) are used. The subtractors of the signals at A and D and those at B and C in Fig. 2 were implemented by using a precise power splitter (Agilent 11667B, 5072 Ω) in the previous study [11] . In this study, the same functions for the ADC input signals are implemented by using precise external resistances ($ 1 k Ω) on the module, which provide much higher load resistances of the second PPFs ($200 Ω resistances are used) in addition to the ADC input resistances (4.3 k Ω) and have little influence on the IMRR in this design, as described in Appendix C. The L1 port at the lower part of Fig. 5 outputs sigle-end L1 band signal, which is one of differential L1 band signal. This results in the same gain for the L1, L2, and L5 band signals, as seen in Fig. 8 later. An off-chip balun is used to restore the differential L1 band signal as one of ADC input. Fig. 7 shows the measurement results for S 11 and the NF of the chip and module. The input matching of the module is slightly narrower than that of the chip, which originates from the parasitic elements of the external inductor that was used in the module for input matching. Fortunately, it does not matter because an input reflection under À 10 dB is guaranteed for the desired L1, L2, and L5 frequency bands. In addition, the NF data of the module show good agreement with those of the chip at the L1, L2, and L5 bands. The measured NF is less than 7.0 dB for the desired frequency range covering the L1, L2, and L5 bands.
In the previous work [11] , only each of unmodulated signals was used to show the capability of the triple-band reception due to narrow-band input matching in the manual tuner. The module fabricated in this study can demonstrate simultaneous triple-band reception thanks to the good wide-band input matching. Fig. 8 shows the measurement results of the received IF signals of the fabricated module. To investigate the capability of the chip for triple-band reception, the input signals have the triple-band signals shown in Fig. 8(a) . To distinguish each of the received signals, the modulated frequency is set differently for each band. The L1 band signal is CW, and the BPSK modulation frequencies of the L2 and L5 band signals are 5 MHz and 2.5 MHz, respectively. The level of the input signals is around À75 dBm, which corresponds to the typical GPS signal level in the active antenna output. The power of the LO1 and LO2 signals is 5 dBm. The output signal power level is found to be about À 50 dBm. As seen in Fig. 8 (b) , each band signal can be separated from the other signals and received on the desired port. Without any compensation at the IF port, the IMRR for the L1 and other signals (L2 and L5) is 40 dB and that for L2 and L5 is 37-38 dB. Fig. 9 shows the digital output signals of the ADC in the module. The data rates of the modulated signals are different to verify the received data at each port. The L1, L2, and L5 band signals are modulated with BPSK at 10 MHz, 5 MHz, and 2.5 MHz, respectively. The left side of Fig. 9 shows the input signals that were measured directly on the signal generator, and the right side shows the measured output signals of the ADCs. The ADC sampling period is 5 ns to capture the waveforms although the expected A/D conversion rate is 51.15 MS/s in the real applications as described in Section 2. This figure implies that the data rates of the measured signals at the L1, L2, and L5 ports are 10 MHz, 5 MHz, and 2.5 MHz, respectively.
Discussion on the IMRR improvement technique
As seen in Fig. 1 , the L1 band signal is received through the first PPF, while the L2 and L5 band signals are received through the first and second PPFs. The mismatch in the second PPF degrades the IMRR for the L2 and L5 band signals. From the measurement results, the IMRR between the L1 and other band signals is 40 dB, while that of between the L2 and L5 band signals is 37-38 dB.
The degraded IMRR between the L2 and L5 bands can be compensated by using an analog or digital technique [19, 23] . To avoid large area occupation and high power consumption, the digital compensation of the IMRR for the ADC outputs is investigated. In this technique, the relation of the signals at A and D and those at B and C in Fig. 2 is implemented digitally by using four ADCs, which is two more than those used for the evaluation module described in the previous section. As the AD9639 used in this work has four ADCs inside, the two ADC components embedded on the module (total eight ADCs) can afford for evaluation of this digital compensation. As described later, the required bit number of the ADC is four. To provide signal with adequate level to each of the ADC inputs, the differential probes (Tektronix P6247, attenuation 10:1) were used as IF amplifiers in this work.
The block diagram of the digital compensation is conceptually shown in Fig. 10 . For digital compensation technique, it is important to detect any amplitude and phase errors. Phase errors are more significant than amplitude errors since GPS receivers usually use low-resolution ADCs. This suggests that the amplitude errors of the L2 and L5 band signals in the second PPF can experience quantization errors from the ADC. From the circuit simulation results, the phase error of the L2 and L5 band signals is around 51. The target of the following detectable phase error is set to a few degrees:
Here M is the ratio of the ADC sampling rate to the target frequency, and n is the effective number of bits of the ADC for the input level. 
where a e is the amplitude error, θ e is the phase error between the I(t) and Q(t) signals. When a e ¼1 and θ e ¼ 0, Q ðtÞ ¼ H½IðtÞ. For compensation in s IF2;L5 ðtÞ in Fig. 2 , I(t) and Q(t) correspond to the second terms in Eqs. (6) and (7), respectively. Similarly, to compensate for s IF2;L2 ðtÞ in Fig. 2 , I(t) and Q(t) correspond to the second terms in Eqs. (6) and (7) with phases advanced by π=2, respectively. To obtain the phase error between the I(t) and Q(t) signals, a multiplier with a gain of 2 (6 dB) is used for the initial condition of a e ¼1, and its output is integrated in a single period to pass a low-frequency error component related to the compensation factors ( sin θ e , cos θ e , and a e in Eq. (18)). From the calculation using the feed-back loop in Fig. 10 , a compensated signal can be obtained as follows: Utilizing IðtÞÀH½Q comp ðtÞ instead of IðtÞÀH½Q ðtÞ can improve the IMRR. To improve the IMRR at the L5 port, I(t) and Q(t) are assigned to the signals at A and C in Fig. 2 The Hilbert transform can be calculated simply with the delay by a quarter of signal period in over-sampled digital signal data. Based on the above approximated formula, the approximated signal of H½Q comp ðtÞ can be calculated from only H½Q ðtÞ (the signal at D in Fig. 2 ) after obtaining a e and θ e . L2 band signal also can be improved in the same way.
To verify the digital compensation technique for the L5 port, the ADC outputs at A and D in Fig. 2 were measured. The phase error, θ e , can be obtained from the ADC outputs at A and D in Fig. 2 in the following. I(t) in Fig. 10 In this case, the IMRR for L5 port is given by
can be improved well. The IMRR for the L2 port can be improved in the same way using the signals at B and C in Fig. 2 .
From the measurement results, we obtain ε 1 and ε 2 as 0.0252 ( À31:9 dB) and 0.0266 (À 31:5 dB). By setting ε 0 1 ¼ ε 1 with these conditions, the IMRR between the L2 and L5 band signals becomes approximately 49 dB. Fig. 11 shows measured result where the BPSK modulation signals of 5 MHz and 2.5 MHz modulation frequency are used for L2 and L5 band signals, respectively. To ensure the IMRR improvement, the obtained FFT data are processed through band-pass filtering and moving averaging. As a result, an improvement of around 12 dB of IMRR between the L2 and L5 band signals is observed by using the digital compensation technique described above. In this experiment, at least a 4-bit ADC was required to detect a phase error of under 31 at the second PPF outputs. Although a 4-bit ADC may be a little heavy for GPS applications, the allowable mismatches in the PPFs can be relaxed.
Conclusion
In this paper, a receiver that uses two local oscillators was proposed for the simultaneous triple-band reception of the L1, L2, and L5 GPS signals. The proposed receiver was designed in a 130 nm CMOS process to demonstrate the possibility of concurrent triple-band reception with a modified Weaver image-rejection technique. For each of the output ports, the IMRR was estimated to be 37-40 dB. By using the proposed digital compensation process, an estimated IMRR of 49 dB can be obtained.
Although the present research is a preliminary study and further work is required before our device can be used in practical applications, the feasibility of simultaneous GPS triple-band reception with a single RF path has been demonstrated. obtained for various Y S values by using the manual tuner. The source admittance Y S seen from the surface of the chip pad can be obtained by using scattering parameters ½S of the passive 2-port block from the signal source described in Appendix A. When the impedance of the signal generator is approximated to Z 0 , Y S % ð1=Z 0 Þð1 À S 22 Þ=ð1 þ S 22 Þ.
To re-calculate the NF value with the external input inductor L g;ext based on the noise parameters, the following equation for Y S is used: As V out;n can be obtained similarly, V out =V in is expressed as follows:
The factor 1 þωCR means image-rejection and it is not influenced by mismatch in resistive adders.
